ViXS Systems Inc. is a leading provider of smart network multimedia processor solutions that enable a rich video entertainment experience. The goal of our technologies is to enable seamless multimedia control, conversion and connectivity between all classes and sizes of digital entertainment devices. Our products are used to enable multiple applications within consumer electronics and network infrastructure devices, such as set-top devices, digital televisions (DTVs), Blu-ray players, digital video recorders (DVRs), personal video recorders (PVRs), multimedia personal computers (PCs), network attached storage (NAS), wireless access devices, media gateways and network infrastructure systems.
Our solutions are comprised of semiconductors and related software that allow consumers to take video content from a wide variety of devices and view it in high quality on a wide variety of displays. We achieve this by capitalizing on our core competencies in high-performance digital, analog and mixed signal integrated circuit (IC) design and software design, as well as our ability to combine these competencies from concept to product launch.
Headquartered in Toronto, Canada with global operations and offices in Europe, Asia and North America, ViXS has filed more than 240 patents worldwide with over 70 patents being issued to date.
POSITION TITLE: FPGA Engineer
POSITION LOCATION: Toronto, Canada
POSITION LOCATION: Toronto, Canada
The successful candidate will be responsible for translation of ASIC design into multi-fpga system.
Qualifications:
-
2+ years experience coding Verilog
-
Ability to read and understand schematics
-
Experience with Xilinx FPGAs including experience using Xilinx ISE
-
Familiar with Synplicity's Synplify Pro
-
Be able to describe FPGA implementation from Verilog to bitfile
-
2 years experience with C programming
-
Experience with FPGA debugging specially timing issues
-
Experience using Linux/Unix system
Bonus:
-
Shell and Perl scripting
-
Be able to derive "LOC" constraints from FPGA schematic
-
Experience using Xilinx's chipscope tool